Ctrl+K

1 contributor

History: 1 commit

charleshong3

Duplicate from rtl-llm/qwen2.5coder-7b-origen-verilog-vhdl

e8d36c3 verified about 1 month ago

.gitattributes

1.57 kB

Duplicate from rtl-llm/qwen2.5coder-7b-origen-verilog-vhdl about 1 month ago
README.md

5.17 kB

Duplicate from rtl-llm/qwen2.5coder-7b-origen-verilog-vhdl about 1 month ago
added_tokens.json

605 Bytes

Duplicate from rtl-llm/qwen2.5coder-7b-origen-verilog-vhdl about 1 month ago
chat_template.jinja

2.51 kB

Duplicate from rtl-llm/qwen2.5coder-7b-origen-verilog-vhdl about 1 month ago
config.json

739 Bytes

Duplicate from rtl-llm/qwen2.5coder-7b-origen-verilog-vhdl about 1 month ago
generation_config.json

147 Bytes

Duplicate from rtl-llm/qwen2.5coder-7b-origen-verilog-vhdl about 1 month ago
merges.txt

1.67 MB

Duplicate from rtl-llm/qwen2.5coder-7b-origen-verilog-vhdl about 1 month ago
model-00001-of-00004.safetensors

4.87 GB
xet

Duplicate from rtl-llm/qwen2.5coder-7b-origen-verilog-vhdl about 1 month ago
model-00002-of-00004.safetensors

4.93 GB
xet

Duplicate from rtl-llm/qwen2.5coder-7b-origen-verilog-vhdl about 1 month ago
model-00003-of-00004.safetensors

4.33 GB
xet

Duplicate from rtl-llm/qwen2.5coder-7b-origen-verilog-vhdl about 1 month ago
model-00004-of-00004.safetensors

1.09 GB
xet

Duplicate from rtl-llm/qwen2.5coder-7b-origen-verilog-vhdl about 1 month ago
model.safetensors.index.json

27.8 kB

Duplicate from rtl-llm/qwen2.5coder-7b-origen-verilog-vhdl about 1 month ago
special_tokens_map.json

613 Bytes

Duplicate from rtl-llm/qwen2.5coder-7b-origen-verilog-vhdl about 1 month ago
tokenizer.json

11.4 MB
xet

Duplicate from rtl-llm/qwen2.5coder-7b-origen-verilog-vhdl about 1 month ago
tokenizer_config.json

4.71 kB

Duplicate from rtl-llm/qwen2.5coder-7b-origen-verilog-vhdl about 1 month ago
vocab.json

2.78 MB

Duplicate from rtl-llm/qwen2.5coder-7b-origen-verilog-vhdl about 1 month ago