wikipedia_id
stringlengths 2
8
| wikipedia_title
stringlengths 1
243
| url
stringlengths 44
370
| contents
stringlengths 53
2.22k
| id
int64 0
6.14M
|
|---|---|---|---|---|
20134
|
Minnesota Vikings
|
https://en.wikipedia.org/w/index.php?title=Minnesota%20Vikings
|
Minnesota Vikings
DE, #81
- Matt Blair OLB, #59
- Scott Studwell ILB, #55
- Jeff Siemon ILB, #50
- Roy Winston OLB, #60
- Bobby Bryant CB, #20
- Ed Sharockman CB, #45
- Paul Krause S, #22
- Karl Kassulke S, #29
- Fred Cox K, #14
- Greg Coleman P, #8
- Bud Grant HC
## 40th Anniversary Team (2000).
- Fran Tarkenton QB, #10
- Chuck Foreman RB, #44
- Robert Smith RB, #26
- Ahmad Rashād WR, #28
- Cris Carter WR, #80
- Steve Jordan TE, #83
- Ron Yary OT, #73
- Randall McDaniel OG, #64
- Mick Tingelhoff C, #53
- Ed White OG, #62
- Tim Irwin OT, #76
- Jim Marshall DE, #70
- Alan Page DT, #88
- John Randle DT, #93
- Carl Eller DE, #81
- Matt Blair LB, #59
- Scott Studwell LB, #55
- Jeff Siemon
| 3,300 |
20134
|
Minnesota Vikings
|
https://en.wikipedia.org/w/index.php?title=Minnesota%20Vikings
|
Minnesota Vikings
LB, #50
- Bobby Bryant CB, #20
- Carl Lee CB, #39
- Paul Krause S, #22
- Joey Browner S, #47
- Greg Coleman P, #8
- Fred Cox K, #14
- Darrin Nelson KR, #20
- Bill Brown ST, #30
## 50 Greatest Vikings (2010).
In connection with the team's 50th anniversary, the Vikings announced a group of 50 top players on December 19, 2010.
- Grady Alderman OT, #67
- Jared Allen DE, #69
- Matt Birk C, #75/78
- Matt Blair LB, #59
- Bill Brown RB, #30
- Joey Browner S, #47
- Bobby Bryant CB, #20
- Anthony Carter WR, #81
- Cris Carter WR, #80
- Fred Cox K, #14
- Daunte Culpepper QB, #11
- Chris Doleman DE/LB, #56
- Carl Eller DE, #81
- Chuck Foreman RB, #44
- John Gilliam WR, #42
- Bud
| 3,301 |
20134
|
Minnesota Vikings
|
https://en.wikipedia.org/w/index.php?title=Minnesota%20Vikings
|
Minnesota Vikings
Grant Coach
- Wally Hilgenberg LB, #58
- Steve Hutchinson G #76
- Tim Irwin OT, #76
- Steve Jordan TE, #83
- Tommy Kramer QB, #9
- Paul Krause S, #22
- Gary Larsen DT, #77
- Carl Lee CB, #39
- Jim Marshall DE, #70
- Randall McDaniel G, #64
- Keith Millard DT, #75
- Randy Moss WR, #84
- Dave Osborn RB, #41
- Alan Page DT, #88
- Adrian Peterson RB, #28
- John Randle DT, #93
- Ahmad Rashād WR, #28
- Ed Sharockman CB, #45
- Jeff Siemon LB, #50
- Robert Smith RB, #20/26
- Scott Studwell LB, #55
- Doug Sutherland DT, #69
- Fran Tarkenton QB, #10
- Henry Thomas DT, #97
- Mick Tingelhoff C, #53
- Stu Voigt TE, #83
- Gene Washington WR, #84
- Ed White G, #62
- Sammy White
| 3,302 |
20134
|
Minnesota Vikings
|
https://en.wikipedia.org/w/index.php?title=Minnesota%20Vikings
|
Minnesota Vikings
WR, #85
- Kevin Williams DT, #93
- Antoine Winfield CB, #26
- Roy Winston LB, #60
- Ron Yary OT, #73
- Gary Zimmerman OT, #65
## All Mall of America Field Team (2013).
Offense
- QB – #11 Daunte Culpepper, 1999–2005
- RB – #28 Adrian Peterson, 2007–2013
- RB – #26 Robert Smith, 1993–2000
- WR – #81 Anthony Carter, 1985–1993
- WR – #80 Cris Carter, 1990–2001
- WR – #84 Randy Moss, 1998–2004, 2010
- TE – #83 Steve Jordan, 1982–1994
- OT – #76 Tim Irwin, 1981–1993
- OT – #65 Gary Zimmerman, 1986–1992
- OG – #76 Steve Hutchinson, 2006–2011
- OG – #64 Randall McDaniel, 1988–1999
- C – #78 Matt Birk, 1998–2008
Defense
- DE – #69 Jared Allen, 2008–2013
- DE – #56 Chris Doleman,
| 3,303 |
20134
|
Minnesota Vikings
|
https://en.wikipedia.org/w/index.php?title=Minnesota%20Vikings
|
Minnesota Vikings
1985–1993, 1999
- DT – #93 John Randle, 1990–2000
- DT – #93 Kevin Williams, 2003–2013
- LB – #52 Chad Greenway, 2006–2013
- LB – #58 Ed McDaniel, 1992–2001
- LB – #55 Scott Studwell, 1977–1990
- CB – #39 Carl Lee, 1983–1993
- CB – #26 Antoine Winfield, 2004–2012
- S – #24 Robert Griffith, 1994–2001
- S – #47 Joey Browner, 1983–1991
Special teams
- K – #8 Ryan Longwell, 2006–2011
- P – #5/#4 Chris Kluwe, 2005–2012
- KR – #12 Percy Harvin (WR), 2009–2012
- ST – #81 Chris Walsh (WR), 1994–2002
Head Coach
- HC – Dennis Green, 1992–2001
# Radio and television.
The Vikings' flagship radio station is KFXN-FM (100.3), which uses the branding "KFAN" based on its former calls on 1130
| 3,304 |
20134
|
Minnesota Vikings
|
https://en.wikipedia.org/w/index.php?title=Minnesota%20Vikings
|
Minnesota Vikings
AM before a format flip between the AM and FM stations before the 2011 season; 1130 AM also continues to broadcast game play-by-play as KTLK.
The games are also heard on the "KFAN Radio Network" in Minnesota, Wisconsin, Iowa, South Dakota, and North Dakota, as well as many other outlets. Paul Allen has been the play-by-play announcer since the 2002 NFL season with Pete Bercich filling in as analyst, who began his first season in 2007.
Telecasts of preseason games not shown on national networks are aired on KMSP (Channel 9) in the Twin Cities with a simulcast of KFAN's radio broadcast while Fox Sports North shows a tape delay later.
## Radio affiliates.
### Wisconsin.
Source:
# See also.
-
| 3,305 |
20134
|
Minnesota Vikings
|
https://en.wikipedia.org/w/index.php?title=Minnesota%20Vikings
|
Minnesota Vikings
Paul Allen has been the play-by-play announcer since the 2002 NFL season with Pete Bercich filling in as analyst, who began his first season in 2007.
Telecasts of preseason games not shown on national networks are aired on KMSP (Channel 9) in the Twin Cities with a simulcast of KFAN's radio broadcast while Fox Sports North shows a tape delay later.
## Radio affiliates.
### Wisconsin.
Source:
# See also.
- Pro Football Hall of Fame
- List of Minnesota Vikings seasons
- List of Minnesota Vikings starting quarterbacks
- List of Minnesota Vikings head coaches
- List of Minnesota Vikings first-round draft picks
- Minnesota Vikings draft history
- List of Minnesota Vikings broadcasters
| 3,306 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
MIPS architecture
MIPS (Microprocessor without Interlocked Pipelined Stages) is a reduced instruction set computer (RISC) instruction set architecture (ISA) developed by MIPS Computer Systems, now MIPS Technologies, based in the United States.
There are multiple versions of MIPS: including MIPS I, II, III, IV, and V; as well as five releases of MIPS32/64 (for 32- and 64-bit implementations, respectively). The early MIPS architectures were 32-bit only; 64-bit versions were developed later. As of April 2017, the current version of MIPS is MIPS32/64 Release 6. MIPS32/64 primarily differs from MIPS I–V by defining the privileged kernel mode System Control Coprocessor in addition to the user mode
| 3,307 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
architecture.
Computer architecture courses in universities and technical schools often study the MIPS architecture. The architecture greatly influenced later RISC architectures such as Alpha.
As of April 2017, MIPS processors are used in embedded systems such as residential gateways and routers. Originally, MIPS was designed for general-purpose computing. During the 1980s and 1990s, MIPS processors for personal, workstation, and server computers were used by many companies such as Digital Equipment Corporation, MIPS Computer Systems, NEC, Pyramid Technology, SiCortex, Siemens Nixdorf, Silicon Graphics, and Tandem Computers. Historically, video game consoles such as the Nintendo 64, Sony PlayStation,
| 3,308 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
PlayStation 2, and PlayStation Portable used MIPS processors. MIPS processors also used to be popular in supercomputers during the 1990s, but all such systems have dropped off the TOP500 list. These uses were complemented by embedded applications at first, but during the 1990s, MIPS became a major presence in the embedded processor market, and by the 2000s, most MIPS processors were for these applications. In the mid- to late-1990s, it was estimated that one in three RISC microprocessors produced was a MIPS processor.
MIPS is a modular architecture supporting up to four coprocessors (CP0/1/2/3). In MIPS terminology, CP0 is the System Control Coprocessor (an essential part of the processor that
| 3,309 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
is implementation-defined in MIPS I–V), CP1 is an optional floating-point unit (FPU) and CP2/3 are optional implementation-defined coprocessors (MIPS III removed CP3 and reused its opcodes for other purposes). For example, in the PlayStation video game console, CP2 is the Geometry Transformation Engine (GTE), which accelerates the processing of geometry in 3D computer graphics.
The MIPS architecture has several optional extensions. MIPS-3D which is a simple set of floating-point SIMD instructions dedicated to common 3D tasks, MDMX (MaDMaX) which is a more extensive integer SIMD instruction set using the 64-bit floating-point registers, MIPS16e which adds compression to the instruction stream
| 3,310 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
to make programs take up less room, and MIPS MT, which adds multithreading capability.
In December 2018, Wave Computing, the new owner of the MIPS architecture (see MIPS Technologies), announced that MIPS ISA will be open-sourced in a program dubbed the MIPS Open initiative. The program being planned for 2019 is intended to open up access to the most recent versions of both the 32-bit and 64-bit designs making them available without any licensing or royalty fees as well as granting participants licenses to existing MIPS patents.
# MIPS I.
The first version of the MIPS architecture was designed by MIPS Computer Systems for its R2000 microprocessor, the first MIPS implementation. Both MIPS
| 3,311 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
and the R2000 were introduced together in 1985. When MIPS II was introduced, "MIPS" was renamed "MIPS I" to distinguish it from the new version.
MIPS is a load/store architecture (also known as a "register-register architecture"); except for the load/store instructions used to access memory, all instructions operate on the registers.
## Registers.
MIPS I has thirty-two 32-bit general-purpose registers (GPR). Register $0 is hardwired to zero and writes to it are discarded. Register $31 is the link register. For integer multiplication and division instructions, which run asynchronously from other instructions, a pair of 32-bit registers, "HI" and "LO", are provided. There is a small set of
| 3,312 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
instructions for copying data between the general-purpose registers and the HI/LO registers.
The program counter has 32 bits. The two low-order bits always contain zero since MIPS I instructions are 32 bits long and are aligned to their natural word boundaries.
## Instruction formats.
Instructions are divided into three types: R, I and J. Every instruction starts with a 6-bit opcode. In addition to the opcode, R-type instructions specify three registers, a shift amount field, and a function field; I-type instructions specify two registers and a 16-bit immediate value; J-type instructions follow the opcode with a 26-bit jump target.
The following are the three formats used for the core instruction
| 3,313 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
set:
## CPU instructions.
### Loads and stores.
MIPS I has instructions that load and store 8-bit bytes, 16-bit halfwords, and 32-bit words. Only one addressing mode is supported: base + displacement. Since MIPS I is a 32-bit architecture, loading quantities fewer than 32 bits requires the datum to be either signed- or zero-extended to 32 bits. The load instructions suffixed by "unsigned" perform zero extension; otherwise sign extension is performed. Load instructions source the base from the contents of a GPR (rs) and write the result to another GPR (rt). Store instructions source the base from the contents of a GPR (rs) and the store data from another GPR (rt). All load and store instructions
| 3,314 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
compute the memory address by summing the base with the sign-extended 16-bit immediate. MIPS I requires all memory accesses to be aligned to their natural word boundaries, otherwise an exception is signaled. To support efficient unaligned memory accesses, there are load/store word instructions suffixed by "left" or "right". All load instructions are followed by a load delay slot. The instruction in the load delay slot cannot use the data loaded by the load instruction. The load delay slot can be filled with an instruction that is not dependent on the load; a nop is substituted if such an instruction cannot be found.
### ALU.
MIPS I has instructions to perform addition and subtraction. These
| 3,315 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
instructions source their operands from two GPRs (rs and rt), and write the result to a third GPR (rd). Alternatively, addition can source one of the operands from a 16-bit immediate (which is sign-extended to 32 bits). The instructions for addition and subtraction have two variants: by default, an exception is signaled if the result overflows; instructions with the "unsigned" suffix do not signal an exception. The overflow check interprets the result as a 32-bit two's complement integer.
MIPS I has instructions to perform bitwise logical AND, OR, XOR, and NOR. These instructions source their operands from two GPRs and write the result to a third GPR. The AND, OR, and XOR instructions can alternatively
| 3,316 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
source one of the operands from a 16-bit immediate (which is zero-extended to 32 bits).
The Set on "relation" instructions write one or zero to the destination register if the specified relation is true or false. These instructions source their operands from two GPRs or one GPR and a 16-bit immediate (which is sign-extended to 32 bits), and write the result to a third GPR. By default, the operands are interpreted as signed integers. The variants of these instructions that are suffixed with "unsigned" interpret the operands as unsigned integers (even those that source an operand from the sign-extended 16-bit immediate).
The Load Immediate Upper instruction copies the 16-bit immediate into the
| 3,317 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
high-order 16 bits of a GPR. It is used in conjunction with the Or Immediate instruction to load a 32-bit immediate into a register.
### Shifts.
MIPS I has instructions to perform left and right logical shifts and right arithmetic shifts. The operand is obtained from a GPR (rt), and the result is written to another GPR (rd). The shift distance is obtained from either a GPR (rs) or a 5-bit "shift amount" (the "sa" field).
### Multiplication and division.
MIPS I has instructions for signed and unsigned integer multiplication and division. These instructions source their operands from two GPRs and write their results to a pair of 32-bit registers called HI and LO, since they may execute separately
| 3,318 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
from (and concurrently with) the other CPU instructions. For multiplication, the high- and low-order halves of the 64-bit product is written to HI and LO (respectively). For division, the quotient is written to LO and the remainder to HI. To access the results, a pair of instructions (Move from HI and Move from LO) is provided to copy the contents of HI or LO to a GPR. These instructions are interlocked: reads of HI and LO do not proceed past an unfinished arithmetic instruction that will write to HI and LO. Another pair of instructions (Move to HI or Move to LO) copies the contents of a GPR to HI and LO. These instructions are used to restore HI and LO to their original state after exception
| 3,319 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
handling. Instructions that read HI or LO must be separated by two instructions that do not write to HI or LO.
### Jump and branch.
All MIPS I control flow instructions are followed by a branch delay slot. Unless the branch delay slot is filled by an instruction performing useful work, an nop is substituted. MIPS I branch instructions compare the contents of a GPR (rs) against zero or another GPR (rt) as signed integers and branch if the specified condition is true. Control is transferred to the address computed by shifting the 16-bit offset left by two bits, sign-extending the 18-bit result, and adding the 32-bit sign-extended result to the sum of the program counter (instruction address)
| 3,320 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
and 8. Jumps have two versions: absolute and register-indirect. Absolute jumps ("Jump" and "Jump and Link") compute the address control is transferred to by shifting the 26-bit instr_index left by two bits and concatenating the 28-bit result with the four high-order bits of the address of the instruction in the branch delay slot. Register-indirect jumps transfer control to the instruction at the address sourced from a GPR (rs). The address sourced from the GPR must be word-aligned, else an exception is signaled after the instruction in the branch delay slot is executed. Branch and jump instructions that link (except for "Jump and Link Register") save the return address to GPR 31. The "Jump and
| 3,321 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
Link Register" instruction permits the return address to be saved to any writable GPR.
### Exception.
MIPS I has two instructions for software to signal an exception: System Call and Breakpoint. System Call is used by user mode software to make kernel calls; and Breakpoint is used to transfer control to a debugger via the kernel's exception handler. Both instructions have a 20-bit Code field that can contain operating environment-specific information for the exception handler.
## FPU instructions.
MIPS has 32 floating-point registers. Two registers are paired for double precision numbers. Odd numbered registers cannot be used for arithmetic or branching, just as part of a double precision
| 3,322 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
register pair, resulting in 16 usable registers for most instructions (moves/copies and loads/stores were not affected).
### Arithmetic.
Single precision is denoted by the .s suffix, while double precision is denoted by the .d suffix.
# MIPS II.
MIPS II removed the load delay slot and added several sets of instructions. For shared-memory multiprocessing, the "Synchronize Shared Memory", "Load Linked Word", and "Store Conditional Word" instructions were added. A set of Trap-on-Condition instructions were added. These instructions caused an exception if the evaluated condition is true. All existing branch instructions were given "branch-likely" versions that executed the instruction in the
| 3,323 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
branch delay slot only if the branch is taken. These instructions improve performance in certain cases by allowing useful instructions to fill the branch delay slot. Doubleword load and store instructions for COP1–3 were added. Consistent with other memory access instructions, these loads and stores required the doubleword to be naturally aligned.
The instruction set for the floating point coprocessor also had several instructions added to it. An IEEE 754-compliant floating-point square root instruction was added. It supported both single- and double-precision operands. A set of instructions that converted single- and double-precision floating-point numbers to 32-bit words were added. These
| 3,324 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
complemented the existing conversion instructions by allowing the IEEE rounding mode to be specified by the instruction instead of the Floating Point Control and Status Register.
MIPS Computer Systems' R6000 microprocessor (1989) is the first MIPS II implementation. Designed for servers, the R6000 was fabricated and sold by Bipolar Integrated Technology, but was a commercial failure. During the mid-1990s, many new 32-bit MIPS processors for embedded systems were MIPS II implementations because the introduction of the 64-bit MIPS III architecture in 1991 left MIPS II as the newest 32-bit MIPS architecture until MIPS32 was introduced in 1999.A
# MIPS III.
MIPS III is a backwards-compatible
| 3,325 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
extension of MIPS II that added support for 64-bit memory addressing and integer operations. The 64-bit data type is called a doubleword, and MIPS III extended the general-purpose registers, HI/LO registers, and program counter to 64 bits to support it. New instructions were added to load and store doublewords, to perform integer addition, subtraction, multiplication, division, and shift operations on them, and to move doubleword between the GPRs and HI/LO registers. Existing instructions originally defined to operate on 32-bit words were redefined, where necessary, to sign-extend the 32-bit results to permit words and doublewords to be treated identically by most instructions. Among those instructions
| 3,326 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
redefined was "Load Word". In MIPS III it sign-extends words to 64 bits. To complement "Load Word", a version that zero-extends was added.
The R instruction format's inability to specify the full shift distance for 64-bit shifts (its 5-bit shift amount field is too narrow to specify the shift distance for doublewords) required MIPS III to provide three 64-bit versions of each MIPS I shift instruction. The first version is a 64-bit version of the original shift instructions, used to specify constant shift distances of 0–31 bits. The second version is similar to the first, but adds 32 the shift amount field's value so that constant shift distances of 32–64 bits can be specified. The third version
| 3,327 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
obtains the shift distance from the six low-order bits of a GPR.
MIPS III added a "supervisor" privilege level in between the existing kernel and user privilege levels. This feature only affected the implementation-defined System Control Processor (Coprocessor 0).
MIPS III removed the Coprocessor 3 (CP3) support instructions, and reused its opcodes for the new doubleword instructions. The remaining coprocessors gained instructions to move doublewords between coprocessor registers and the GPRs. The floating general registers (FGRs) were extended to 64 bits and the requirement for instructions to use even-numbered register only was removed. This is incompatible with earlier versions of the architecture;
| 3,328 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
a bit in the floating-point control/status register is used to operate the MIPS III floating-point unit (FPU) in a MIPS I- and II-compatible mode. The floating-point control registers were not extended for compatibility. The only new floating-point instructions added were those to copy doublewords between the CPU and FPU convert single- and double-precision floating-point numbers into doubleword integers and vice versa.
MIPS Computer Systems' R4000 microprocessor (1991) was the first MIPS III implementation. It was designed for use in personal, workstation, and server computers. MIPS Computer Systems aggressively promoted the MIPS architecture and R4000, establishing the Advanced Computing
| 3,329 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
Environment (ACE) consortium to advance its Advanced RISC Computing (ARC) standard, which aimed to establish MIPS as the dominant personal computing platform. ARC found little success in personal computers, but the R4000 (and the R4400 derivative) were widely used in workstation and server computers, especially by its largest user, Silicon Graphics. Other uses of the R4000 included high-end embedded systems and supercomputers.
MIPS III was eventually implemented by a number of embedded microprocessors. Quantum Effect Design's R4600 (1993) and its derivatives was widely used in high-end embedded systems and low-end workstations and servers. MIPS Technologies' R4200 (1994), was designed for embedded
| 3,330 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
systems, laptop, and personal computers. A derivative, the R4300i, fabricated by NEC Electronics, was used in the Nintendo 64 game console. The Nintendo 64, along with the PlayStation, were among the highest volume users of MIPS architecture processors in the mid-1990s.
# MIPS IV.
MIPS IV is the fourth version of the architecture. It is a superset of MIPS III and is compatible with all existing versions of MIPS. MIPS IV was designed to mainly improve floating-point (FP) performance. To improve access to operands, an indexed addressing mode (base + index, both sourced from GPRs) for FP loads and stores was added, as were prefetch instructions for performing memory prefetching and specifying
| 3,331 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
cache hints (these supported both the base + offset and base + index addressing modes).
MIPS IV added several features to improve instruction-level parallelism. To alleviate the bottleneck caused by a single condition bit, seven condition code bits were added to the floating-point control and status register, bringing the total to eight. FP comparison and branch instructions were redefined so they could specify which condition bit was written or read (respectively); and the delay slot in between an FP branch that read the condition bit written to by a prior FP comparison was removed. Support for partial predication was added in the form of conditional move instructions for both GPRs and FPRs;
| 3,332 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
and an implementation could choose between having precise or imprecise exceptions for IEEE 754 traps.
MIPS IV added several new FP arithmetic instructions for both single- and double-precision FPNs: fused-multiply add or subtract, reciprocal, and reciprocal square-root. The FP fused-multiply add or subtract instructions perform either one or two roundings (it is implementation-defined), to exceed or meet IEEE 754 accuracy requirements (respectively). The FP reciprocal and reciprocal square-root instructions do not comply with IEEE 754 accuracy requirements, and produce results that differ from the required accuracy by one or two units of last place (it is implementation defined). These instructions
| 3,333 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
serve applications where instruction latency is more important than accuracy.
The first MIPS IV implementation was the MIPS Technologies R8000 microprocessor chipset (1994). The design of the R8000 began at Silicon Graphics, Inc. and it was only used in high-end workstations and servers for scientific and technical applications where high performance on large floating-point workloads was important. Later implementations were the MIPS Technologies R10000 (1996) and the Quantum Effect Devices R5000 (1996) and RM7000 (1998). The R10000, fabricated and sold by NEC Electronics and Toshiba, and its derivatives were used by NEC, Pyramid Technology, Silicon Graphics, Inc., and Tandem Computers (among
| 3,334 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
others) in workstations, servers, and supercomputers. The R5000 and R7000 found use in high-end embedded systems, personal computers, and low-end workstations and servers. A derivative of the R5000 from Toshiba, the R5900, was used in Sony Computer Entertainment's Emotion Engine, which powered its PlayStation 2 game console.
# MIPS V.
Announced on October 21, 1996 at the Microprocessor Forum 1996 alongside the MIPS Digital Media Extensions (MDMX) extension, MIPS V was designed to improve the performance of 3D graphics transformations. In the mid-1990s, a major use of non-embedded MIPS microprocessors were graphics workstations from SGI. MIPS V was completed by the integer-only MDMX extension
| 3,335 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
to provide a complete system for improving the performance of 3D graphics applications.
MIPS V implementations were never introduced. On May 12, 1997, SGI announced the "H1" ("Beast") and "H2" ("Capitan") microprocessors. The former was to have been the first MIPS V implementation, and was due to be introduced in the first half of 1999. The "H1" and "H2" projects were later combined and were eventually canceled in 1998. While there have not been any MIPS V implementations, MIPS64 Release 1 (1999) was based on MIPS V and retains all of its features as an optional Coprocessor 1 (FPU) feature called Paired-Single.
MIPS V added a new data type, the Paired Single (PS), which consisted of two single-precision
| 3,336 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
(32-bit) floating-point numbers stored in the existing 64-bit floating-point registers. Variants of existing floating-point instructions for arithmetic, compare and conditional move were added to operate on this data type in a SIMD fashion. New instructions were added for loading, rearranging and converting PS data. It was the first instruction set to exploit floating-point SIMD with existing resources.
# MIPS32/MIPS64.
When MIPS Technologies was spun-out of Silicon Graphics in 1998, it refocused on the embedded market. Up to MIPS V, each successive version was a strict superset of the previous version, but this property was found to be a problem, and the architecture definition was changed
| 3,337 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
to define a 32-bit and a 64-bit architecture: MIPS32 and MIPS64. Both were introduced in 1999. MIPS32 is based on MIPS II with some additional features from MIPS III, MIPS IV, and MIPS V; MIPS64 is based on MIPS V. NEC, Toshiba and SiByte (later acquired by Broadcom) each obtained licenses for MIPS64 as soon as it was announced. Philips, LSI Logic, IDT, Raza Microelectronics, Inc., Cavium, Loongson Technology and Ingenic Semiconductor have since joined them.
## MIPS32/MIPS64 Release 1.
The first release of MIPS32, based on MIPS II, added conditional moves, prefetch instructions, and other features from the R4000 and R5000 families of 64-bit processors. The first release of MIPS64 adds a MIPS32
| 3,338 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
mode to run 32-bit code. The MUL and MADD (multiply-add) instructions, previously available in some implementations, were added to the MIPS32 and MIPS64 specifications, as were cache control instructions.
## MIPS32/MIPS64 Release 5.
Announced on December 6, 2012. Release 4 was skipped because the number four is perceived as unlucky in many Asian cultures.
## MIPS32/MIPS64 Release 6.
MIPS32/MIPS64 Release 6 in 2014 added the following:
- a new family of branches with no delay slot:
- unconditional branches (BC) and branch-and-link (BALC) with a 26-bit offset,
- conditional branch on zero/non-zero with a 21-bit offset,
- full set of signed and unsigned conditional branches compare between
| 3,339 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
two registers (e.g. BGTUC) or a register against zero (e.g. BGTZC),
- full set of branch-and-link which compare a register against zero (e.g. BGTZALC).
- index jump instructions with no delay slot designed to support large absolute addresses.
- instructions to load 16-bit immediates at bit position 16, 32 or 48, allowing to easily generate large constants.
- PC-relative load instructions, as well as address generation with large (PC-relative) offsets.
- bit-reversal and byte-alignment instructions (previously only available with the DSP extension).
- multiply and divide instructions redefined so that they use a single register for their result).
- instructions generating truth values
| 3,340 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
now generate all zeroes or all ones instead of just clearing/setting the 0-bit,
- instructions using a truth value now only interpret all-zeroes as false instead of just looking at the 0-bit.
Removed infrequently used instructions:
- some conditional moves
- "branch likely" instructions (deprecated in previous releases).
- integer overflow trapping instructions with 16-bit immediate
- integer accumulator instructions (together HI/LO registers, moved to the DSP Application-Specific Extension)
- unaligned load instructions (LWL and LWR), (requiring that most ordinary loads and stores support misaligned access, possibly via trapping and with the addition of a new instruction (BALIGN))
Reorganized
| 3,341 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
the instruction encoding, freeing space for future expansions.
# microMIPS.
The microMIPS32/64 architectures are supersets of the MIPS32 and MIPS64 architectures (respectively) designed to replace the MIPS16e ASE. A disadvantage of MIPS16e is that it requires a mode switch before any of its 16-bit instructions can be processed. microMIPS adds versions of the most-frequently used 32-bit instructions that are encoded as 16-bit instructions. This allows programs to intermix 16- and 32-bit instructions without having to switch modes. microMIPS was introduced alongside of MIPS32/64 Release 3, and each subsequent release of MIPS32/64 has a corresponding microMIPS32/64 version. A processor may implement
| 3,342 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
microMIPS32/64 or both microMIPS32/64 and its corresponding MIPS32/64 subset. Starting with MIPS32/64 Release 6, support for MIPS16e ended, and microMIPS is the only form of code compression in MIPS.
# Application-specific extensions.
The base MIPS32 and MIPS64 architectures can be supplemented with a number of optional architectural extensions, which are collectively referred to as "application-specific extensions" (ASEs). These ASEs provide features that improve the efficiency and performance of certain workloads, such as digital signal processing.
## MIPS MCU.
Enhancements for microcontroller applications. The MCU ASE (application-specific extension) has been developed to extend the interrupt
| 3,343 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
controller support, reduce the interrupt latency and enhance the I/O peripheral control function typically required in microcontroller system designs.
- Separate priority and vector generation
- Supports up to 256 interrupts in EIC (External Interrupt Controller) mode and eight hardware interrupt pins
- Provides 16-bit vector offset address
- Pre-fetching of the interrupt exception vector
- Automated Interrupt Prologue – adds hardware to save and update system status before the interrupt handling routine
- Automated Interrupt Epilogue – restores the system state previously stored in the stack for returning from the interrupt.
- Interrupt Chaining – supports the service of pending interrupts
| 3,344 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
without the need to exit the initial interrupt routine, saving the cycles required to store and restore multiple active interrupts
- Supports speculative pre-fetching of the interrupt vector address. Reduces the number of interrupt service cycles by overlapping memory accesses with pipeline flushes and exception prioritization
- Includes atomic bit set/clear instructions which enables bits within an I/O register that are normally used to monitor or control external peripheral functions to be modified without interruption, ensuring the action is performed securely.
## MIPS16.
MIPS16 is an Application-Specific Extension for MIPS I through to V designed by LSI Logic and MIPS Technologies, announced
| 3,345 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
on October 21, 1996 alongside its first implementation, the LSI Logic TinyRISC processor. MIPS16 was subsequently licensed by NEC Electronics, Philips Semiconductors, and Toshiba (among others); and implemented as an extension to the MIPS I, II, an III architectures. MIPS16 decreases the size of application by up to 40% by using 16-bit instructions instead of 32-bit instructions' and also improves power efficiency, the instruction cache hit rate, and is equivalent in performance to its base architecture. It is supported by hardware and software development tools from MIPS Technologies and other providers.
### MIPS16e.
MIPS16e is an improved version of MIPS16 first supported by MIPS32 and MIPS64
| 3,346 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
Release 1.
### MIPS16e2.
MIPS16e2 is an improved version of MIPS16 that is supported by MIPS32 and MIPS64 (up to Release 5). Release 6 replaced it with microMIPS.
## MIPS DSP.
The DSP ASE is an optional extension to the MIPS32/MIPS64 Release 2 and newer instruction sets which can be used to accelerate a large range of "media" computations—particularly audio and video. The DSP module comprises a set of instructions and state in the integer pipeline and requires minimal additional logic to implement in MIPS processor cores. Revision 2 of the ASE was introduced in the second half of 2006. This revision adds extra instructions to the original ASE, but is otherwise backwards-compatible with it.
Unlike
| 3,347 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
the bulk of the MIPS architecture, it's a fairly irregular set of operations, many chosen for a particular relevance to some key algorithm.
Its main novel features (vs original MIPS32):
- Saturating arithmetic (when a calculation overflows, deliver the representable number closest to the non-overflowed answer).
- Fixed-point arithmetic on signed 32- and 16-bit fixed-point fractions with a range of -1 to +1 (these are widely called "Q31" and "Q15").
- The existing integer multiplication and multiply-accumulate instructions, which deliver results into a double-size accumulator (called "hi/lo" and 64 bits on MIPS32 CPUs). The DSP ASE adds three more accumulators, and some different flavours
| 3,348 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
of multiply-accumulate.
- SIMD instructions operating on 4 x unsigned bytes or 2 x 16-bit values packed into a 32-bit register (the 64-bit variant of the DSP ASE supports larger vectors, too).
- SIMD operations are basic arithmetic, shifts and some multiply-accumulate type operations.
To make use of MIPS DSP ASE, you may:
- Hand-code in assembly language, which is the most time-consuming method of utilizing the MIPS DSP ASE, but can produce code with the highest performance.
- Use asm macros supported by GCC that produce DSP instructions directly from C code.
- Use intrinsics supported by GCC for the MIPS DSP ASE.
- Use fixed-point data types and operators in C supported by GCC. The MIPS
| 3,349 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
DSP ASE is the only processor architecture that supports fixed-point data types in a general-purpose processor.
- Use auto-vectorization supported by GCC for loops via the optimization option codice_1. The advantage of auto-vectorization is that the compiler can recognize scalar variables (which can be integer, fixed-point, or floating-point types) in order to utilize SIMD instructions automatically. In the ideal case, when auto-vectorization is used, there is no need to use SIMD variables explicitly.
Linux 2.6.12-rc5 starting 2005-05-31 adds support for the DSP ASE. Note that to actually make use of the DSP ASE a toolchain which support this is required. GCC already has support for DSP and
| 3,350 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
DSPr2.
## MIPS SIMD architecture.
Instruction set extensions designed to accelerate multimedia.
- 32 vector registers of 16 x 8-bit, 8 x 16-bit, 4 x 32-bit, and 2 x 64 bit vector elements
- Efficient vector parallel arithmetic operations on integer, fixed-point and floating-point data
- Operations on absolute value operands
- Rounding and saturation options available
- Full precision multiply and multiply-add
- Conversions between integer, floating-point, and fixed-point data
- Complete set of vector-level compare and branch instructions with no condition flag
- Vector (1D) and array (2D) shuffle operations
- Typed load and store instructions for endian-independent operation
- IEEE
| 3,351 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
Standard for Floating-Point Arithmetic 754-2008 compliant
- Element precise floating-point exception signaling
- Pre-defined scalable extensions for chips with more gates/transistors
- Accelerates compute-intensive applications in conjunction with leveraging generic compiler support
- Software-programmable solution for consumer electronics applications or functions not covered by dedicated hardware
- Emerging data mining, feature extraction, image and video processing, and human-computer interaction applications
- High-performance scientific computing
## MIPS virtualization.
Hardware supported virtualization technology.
## MIPS multi-threading.
Each multi-threaded MIPS core can support
| 3,352 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
up to two VPEs (Virtual Processing Elements) which share a single pipeline as well as other hardware resources. However, since each VPE includes a complete copy of the processor state as seen by the software system, each VPE appears as a complete standalone processor to an SMP Linux operating system. For more fine-grained thread processing applications, each VPE is capable of supporting up to nine TCs allocated across two VPEs. The TCs share a common execution unit but each has its own program counter and core register files so that each can handle a thread from the software.
The MIPS MT architecture also allows the allocation of processor cycles to threads, and sets the relative thread priorities
| 3,353 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
with an optional Quality of Service (QoS) manager block. This enables two prioritization mechanisms that determine the flow of information across the bus. The first mechanism allows the user to prioritize one thread over another. The second mechanism is used to allocate a specified ratio of the cycles to specific threads over time. The combined use of both mechanisms allows effective allocation of bandwidth to the set of threads, and better control of latencies. In real-time systems, system-level determinism is very critical, and the QoS block facilitates improvement of the predictability of a system. Hardware designers of advanced systems may replace the standard QoS block provided by MIPS
| 3,354 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
Technologies with one that is specifically tuned for their application.
Single-threaded microprocessors today waste many cycles while waiting to access memory, considerably limiting system performance. The use of multi-threading masks the effect of memory latency by increasing processor utilization. As one thread stalls, additional threads are instantly fed into the pipeline and executed, resulting in a significant gain in application throughput. Users can allocate dedicated processing bandwidth to real-time tasks resulting in a guaranteed Quality of Service (QoS). MIPS’ MT technology constantly monitors the progress of threads and dynamically takes corrective actions to meet or exceed the
| 3,355 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
real-time requirements. A processor pipeline can achieve 80-90% utilization by switching threads during data-dependent stalls or cache misses. All of this leads to an improved mobile device user experience, as responsiveness is greatly increased.
## SmartMIPS.
SmartMIPS is an Application-Specific Extension (ASE) designed by Gemplus International and MIPS Technologies to improve performance and reduce memory consumption for smart card software. It is supported by MIPS32 only, since smart cards do not require the capabilities of MIPS64 processors. Few smart cards use SmartMIPS.
# Simulators.
Open Virtual Platforms (OVP) includes the freely available for non-commercial use simulator OVPsim,
| 3,356 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
a library of models of processors, peripherals and platforms, and APIs which enable users to develop their own models. The models in the library are open source, written in C, and include the MIPS 4K, 24K, 34K, 74K, 1004K, 1074K, M14K, microAptiv, interAptiv, proAptiv 32-bit cores and the MIPS 64-bit 5K range of cores. These models are created and maintained by Imperas and in partnership with MIPS Technologies have been tested and assigned the MIPS-Verified (tm) mark. Sample MIPS-based platforms include both bare metal environments and platforms for booting unmodified Linux binary images. These platforms–emulators are available as source or binaries and are fast, free for non-commercial usage,
| 3,357 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
and are easy to use. OVPsim is developed and maintained by Imperas and is very fast (hundreds of million of instructions per second), and built to handle multicore homogeneous and heterogeneous architectures and systems.
There is a freely available MIPS32 simulator (earlier versions simulated only the R2000/R3000) called SPIM for use in education. EduMIPS64 is a GPL graphical cross-platform MIPS64 CPU simulator, written in Java/Swing. It supports a wide subset of the MIPS64 ISA and allows the user to graphically see what happens in the pipeline when an assembly program is run by the CPU.
MARS is another GUI-based MIPS emulator designed for use in education, specifically for use with Hennessy's
| 3,358 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
"Computer Organization and Design".
WebMIPS is a browser-based MIPS simulator with visual representation of a generic, pipelined processor. This simulator is quite useful for register tracking during step by step execution.
More advanced free emulators are available from the GXemul (formerly known as the mips64emul project) and QEMU projects. These emulate the various MIPS III and IV microprocessors in addition to entire computer systems which use them.
Commercial simulators are available especially for the embedded use of MIPS processors, for example Wind River Simics (MIPS 4Kc and 5Kc, PMC RM9000, QED RM7000, Broadcom/Netlogic ec4400, Cavium Octeon I), Imperas (all MIPS32 and MIPS64 cores),
| 3,359 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
VaST Systems (R3000, R4000), and CoWare (the MIPS4KE, MIPS24K, MIPS25Kf and MIPS34K).
WepSIM is a browser-based simulator where a subset of MIPS instructions are micro-programmed. This simulator is very useful in order to learn how a CPU works (microprogramming, MIPS routines, traps, interruptions, system calls, etc.).
# See also.
- DLX, a very similar architecture designed by John L. Hennessy (MIPS' architect) for teaching purposes
- List of MIPS architecture processors
- MIPS architecture processors
- Pipeline (computing)
# External links.
- MIPS Processors
- MIPS Open
- prpl Foundation (a non-profit foundation founded by Imagination Technologies to support the MIPS platform)
-
| 3,360 |
20170
|
MIPS architecture
|
https://en.wikipedia.org/w/index.php?title=MIPS%20architecture
|
MIPS architecture
owser-based simulator where a subset of MIPS instructions are micro-programmed. This simulator is very useful in order to learn how a CPU works (microprogramming, MIPS routines, traps, interruptions, system calls, etc.).
# See also.
- DLX, a very similar architecture designed by John L. Hennessy (MIPS' architect) for teaching purposes
- List of MIPS architecture processors
- MIPS architecture processors
- Pipeline (computing)
# External links.
- MIPS Processors
- MIPS Open
- prpl Foundation (a non-profit foundation founded by Imagination Technologies to support the MIPS platform)
- MIPS Architecture history diagram
- Online MIPS emulator
- MIPS Instructions - MIPS Instruction Set
| 3,361 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
March 12
# Events.
- 538 – Vitiges, king of the Ostrogoths ends his siege of Rome and retreats to Ravenna, leaving the city in the hands of the victorious Byzantine general, Belisarius
- 1550 – Several hundred Spanish and indigenous troops under the command of Pedro de Valdivia defeat an army of 60,000 Mapuche at the Battle of Penco during the Arauco War in present-day Chile.
- 1622 – Ignatius of Loyola and Francis Xavier, founders of the Society of Jesus, are canonized by the Roman Catholic Church.
- 1672 – Robert Holmes attacks a Dutch trade convoy, the Smyrna fleet, beginning the "Rampjaar".
- 1689 – The Williamite War in Ireland begins.
- 1811 – Peninsular War: A day after a successful
| 3,362 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
rearguard action, French Marshal Michel Ney once again successfully delayed the pursuing Anglo-Portuguese force at the Battle of Redinha.
- 1864 – American Civil War: The Red River Campaign begins as a US Navy fleet of 13 Ironclads and 7 Gunboats and other support ships enter the Red River.
- 1881 – Andrew Watson makes his Scotland debut as the world's first black international football player and captain.
- 1885 – Tonkin Campaign: France captures the citadel of Bắc Ninh.
- 1894 – Coca-Cola is bottled and sold for the first time in Vicksburg, Mississippi, by local soda fountain operator Joseph A. Biedenharn.
- 1912 – The Girl Guides (later renamed the Girl Scouts of the USA) are founded
| 3,363 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
in the United States.
- 1913 – Canberra Day: The future capital of Australia is officially named Canberra. (Melbourne remains temporary capital until 1927 while the new capital is still under construction.)
- 1918 – Moscow becomes the capital of Russia again after Saint Petersburg held this status for 215 years.
- 1920 – The Kapp Putsch begins when the Marinebrigade Ehrhardt is ordered to march on Berlin.
- 1921 – İstiklâl Marşı is adopted in the Grand National Assembly of Turkey.
- 1922 – Armenia, Georgia, and Azerbaijan form the Transcaucasian Socialist Federative Soviet Republic.
- 1928 – In California, the St. Francis Dam fails; the resulting floods kill 431 people.
- 1930 – Mahatma
| 3,364 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
Gandhi begins the "Salt March", a 200-mile march to the sea to protest the British monopoly on salt in India.
- 1933 – Great Depression: Franklin D. Roosevelt addresses the nation for the first time as President of the United States. This is also the first of his "fireside chats".
- 1934 – Konstantin Päts and General Johan Laidoner stage a coup in Estonia, and ban all political parties.
- 1938 – "Anschluss:" German troops occupy and absorb Austria.
- 1940 – Winter War: Finland signs the Moscow Peace Treaty with the Soviet Union, ceding almost all of Finnish Karelia. Finnish troops and the remaining population are immediately evacuated.
- 1942 – World War II: Pacific War: The Battle of Java
| 3,365 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
ends with an ABDACOM surrender to the Japanese Empire in Bandung, West Java, Dutch East Indies.
- 1943 – Italian occupation of Greece: The Italian occupying forces abandon the town of Karditsa to the partisans. On the same day, an Italian motorized column razes the village of Tsaritsani, burning 360 of its 600 houses and shooting 40 civilians.
- 1947 – Cold War: The Truman Doctrine is proclaimed to help stem the spread of Communism.
- 1950 – The Llandow air disaster occurs near Sigingstone, Wales, in which 80 people die when their aircraft crashed, making it the world's deadliest air disaster at the time.
- 1961 – First winter ascent of the North Face of the Eiger.
- 1967 – Suharto takes
| 3,366 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
power from Sukarno when the MPRS inaugurate him as Acting President of Indonesia.
- 1968 – Mauritius achieves independence from the United Kingdom.
- 1971 – The March 12 Memorandum is sent to the Suleyman Demirel government of Turkey and the government resigns.
- 1992 – Mauritius becomes a republic while remaining a member of the Commonwealth of Nations.
- 1993 – Several bombs explode in Mumbai, India, killing about 300 and injuring hundreds more.
- 1993 – North Korea nuclear weapons program: North Korea says that it plans to withdraw from the Treaty on the Non-Proliferation of Nuclear Weapons and refuses to allow inspectors access to its nuclear sites.
- 1994 – The Church of England ordains
| 3,367 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
its first female priests.
- 1999 – Former Warsaw Pact members the Czech Republic, Hungary and Poland join NATO.
- 2003 – Zoran Đinđić, Prime Minister of Serbia, is assassinated in Belgrade.
- 2003 – WHO officially release global warning on pandemic SARS disease.
- 2004 – The President of South Korea, Roh Moo-hyun, is impeached by its National Assembly: The first such impeachment in the nation's history.
- 2009 – Financier Bernard Madoff pleads guilty in New York to scamming $18 billion, the largest in Wall Street's history.
- 2011 – A reactor at the Fukushima Daiichi Nuclear Power Plant melts and explodes and releases radioactivity into the atmosphere a day after Japan's earthquake.
-
| 3,368 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
2014 – A gas explosion in the New York City neighborhood of East Harlem kills eight and injures 70 others.
- 2019 – In the House of Commons, the revised EU Withdrawal Bill was rejected by a margin of 149 votes.
# Births.
- 1096 – Canute Lavard, Danish prince (d. 1131)
- 1270 – Charles, Count of Valois (d. 1325)
- 1386 – Ashikaga Yoshimochi, Japanese shōgun (d. 1428)
- 1475 – Luca Gaurico, Italian astrologer (d. 1558)
- 1476 – Anna Jagiellon, Duchess of Pomerania, Polish princess (d. 1503)
- 1479 – Giuliano de' Medici, Duke of Nemours (d. 1516)
- 1500 – Reginald Pole, Archbishop of Canterbury (d. 1558)
- 1501 – Pietro Andrea Mattioli, Italian scientist (d. 1577)
- 1515 – Caspar Othmayr,
| 3,369 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
German Lutheran pastor and composer (d. 1553)
- 1573 – Agnes Hedwig of Anhalt, Duchess of Schleswig-Holstein-Sonderburg-Plön (d. 1616)
- 1607 – Paul Gerhardt, German poet and composer (d. 1676)
- 1613 – André Le Nôtre, French gardener and architect (d. 1700)
- 1626 – John Aubrey, English historian and philosopher (d. 1697)
- 1637 – Anne Hyde, Duchess of York and Albany (d. 1671)
- 1647 – Victor-Maurice, comte de Broglie, French general (d. 1727)
- 1672 – Richard Steele, Irish-Welsh journalist and politician (d. 1729)
- 1685 – George Berkeley, Irish bishop and philosopher (d. 1753)
- 1701 – Johann Friedrich Cotta, German Lutheran theologian (d. 1779)
- 1710 – Thomas Arne, English composer
| 3,370 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
(d. 1778)
- 1735 – François-Emmanuel Guignard, comte de Saint-Priest, French politician and diplomat (d. 1821)
- 1753 – Jean Denis, French politician, lawyer, jurist, journalist, and historian (d. 1827)
- 1756 – Avram Mrazović, Serbian writer, translator, pedagogue and Senator (d. 1826)
- 1766 – Claudius Buchanan, Scottish theologian (d. 1815)
- 1766 – Francisco Javier de Cienfuegos y Jovellanos, Spanish bishop and cardinal (d. 1847)
- 1774 – Johann Caspar Horner, Swiss physicist, mathematician and astronomer (d. 1834)
- 1781 – Frederica of Baden (d. 1826)
- 1784 – William Buckland, English geologist and paleontologist; Dean of Westminster (d. 1856)
- 1785 – Clemens Maria Franz von
| 3,371 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
Bönninghausen, Dutch and Prussian lawyer (d. 1864)
- 1795 – William Lyon Mackenzie, Scottish-Canadian journalist and politician, 1st Mayor of Toronto (d. 1861)
- 1795 – George Tyler Wood, American military officer and politician (d. 1858)
- 1806 – Jane Pierce, American wife of Franklin Pierce, 15th First Lady of the United States (d. 1863)
- 1807 – James Abbott, Indian Army officer (d. 1896)
- 1807 – Albert Mackey, American medical doctor and author (d. 1881)
- 1812 – Ignacio Comonfort, Mexican politician and soldier (d. 1863)
- 1815 – Louis-Jules Trochu, French military leader and politician (d. 1896)
- 1821 – John Abbott, Canadian lawyer and politician, 3rd Prime Minister of Canada
| 3,372 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
(d. 1893)
- 1821 – Medo Pucić, Croatian writer and politician (d. 1882)
- 1823 – Katsu Kaishū, Japanese statesman (d. 1899)
- 1824 – Gustav Kirchhoff, Russian-German physicist and academic (d. 1887)
- 1831 – Joseph Gérard, French Roman Catholic priest (d. 1914)
- 1832 – Charles Boycott, English farmer and agent (d. 1897)
- 1832 – Jean Alfred Fournier, French dermatologist (d. 1914)
- 1834 – Hilary A. Herbert, Secretary of the Navy (d. 1919)
- 1835 – Gregorio Maria Aguirre y Garcia, Archbishop of Toledo and Primate of Spain
- 1835 – Simon Newcomb, Canadian-American astronomer and mathematician (d. 1909)
- 1837 – Alexandre Guilmant, French organist and composer (d. 1911)
- 1838 – William
| 3,373 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
Henry Perkin, English chemist and academic (d. 1907)
- 1843 – Gabriel Tarde, French sociologist and criminologist (d. 1904)
- 1845 – William Douglas-Hamilton, Scottish nobleman (d. 1895)
- 1848 – Cyrill Kistler, German composer (d. 1907)
- 1851 – Charles Chamberland, French microbiologist (d. 1908)
- 1852 – Richard Altmann, German pathologist and histologist (d. 1900)
- 1857 – William V. Ranous, American actor and director (d. 1915)
- 1857 – Andreas Voss, German botanist and horticulturist (d. 1924)
- 1858 – Adolph Ochs, American publisher (d. 1935)
- 1859 – Ernesto Cesàro, Italian mathematician (d. 1906)
- 1860 – Salvatore Di Giacomo, Italian poet, songwriter, playwright and fascist
| 3,374 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
intellectual (d. 1934)
- 1860 – Eric Stenbock, Estonian poet and author (d. 1895)
- 1863 – Gabriele D'Annunzio, Italian soldier, journalist, poet, and playwright (d. 1938)
- 1863 – Carl Holsøe, Danish artist (d. 1935)
- 1863 – Vladimir Vernadsky, Russian mineralogist and chemist (d. 1945)
- 1864 – W. H. R. Rivers, English anthropologist, neurologist, ethnologist, and psychiatrist (d. 1922)
- 1864 – Alice Tegnér, Swedish organist and composer (d. 1943)
- 1867 – Raul Brandão, Portuguese writer and journalist (d. 1930)
- 1869 – George Forbes, New Zealand lawyer and politician, 22nd Prime Minister of New Zealand (d. 1947)
- 1874 – Edmund Eysler, Austrian composer (d. 1949)
- 1877 – Wilhelm
| 3,375 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
Frick, German lawyer and politician, German Federal Minister of the Interior (d. 1946)
- 1878 – Musa Ćazim Ćatić, Bosnian poet (d. 1915)
- 1878 – Gemma Galgani, Italian mystic and saint (d. 1903)
- 1880 – Henry Drysdale Dakin, English-American chemist and academic (d. 1952)
- 1881 – Gunnar Nordström, Finnish physicist and academic (d. 1923)
- 1881 – Pavel Janák, Czech architect (d. 1956)
- 1881 – Väinö Tanner, Finnish politician of Social Democratic Party of Finland (d. 1966)
- 1882 – Erwin Baker, American motorcycle and automobile racing driver (d. 1960)
- 1882 – Carlos Blanco Galindo, Bolivian politician (d. 1943)
- 1883 – Max Braun, American tug of war medalist (d. 1967)
- 1883
| 3,376 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
– Sándor Jávorka, Hungarian botanist (d. 1961)
- 1885 – Mario Sironi, Italian artist (d. 1961)
- 1886 – Henri Gagnebin, Swiss composer (d. 1977)
- 1888 – Walter Hermann Bucher, German-American geologist and paleontologist (d. 1965)
- 1888 – Hans Knappertsbusch, German conductor (d. 1965)
- 1888 – Florence Lee, American actress (d. 1962)
- 1888 – Erich Rothacker, German philosopher (d. 1965)
- 1889 – Idris of Libya (d. 1983)
- 1890 – Vaslav Nijinsky, Russian dancer and choreographer (d. 1950)
- 1890 – Evert Taube, Swedish singer-songwriter and lute player (d. 1976))
- 1893 – Jean Brochard, French actor (d. 1972)
- 1894 – Yoshiki Hayama, Japanese author (d. 1945)
- 1895 – William C.
| 3,377 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
Lee, American general (d. 1948)
- 1896 – Jesse Fuller, American singer-songwriter and musician (d. 1976)
- 1898 – Tian Han, Chinese playwright (d. 1968)
- 1898 – Luitpold Steidle, German army officer and politician (d. 1984)
- 1899 – Ramón Muttis, Argentine footballer (d. 1955)
- 1900 – Rinus van den Berge, Dutch athlete (d. 1972)
- 1900 – Gustavo Rojas Pinilla, 19th President of Colombia (d. 1975)
- 1903 – Max Gordon, Village Vanguard jazz club founder (d. 1989)
- 1904 – Lyudmila Keldysh, Russian mathematician (d. 1976)
- 1904 – Bodo Uhse, German writer, journalist and political activist (d. 1963)
- 1905 – Takashi Shimura, Japanese actor (d. 1982)
- 1907 – Ricardo Faccio, Uruguayan-Italian
| 3,378 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
footballer (d. 1970)
- 1907 – Dorrit Hoffleit, American astronomer and academic (d. 2007)
- 1908 – Rita Angus, New Zealand painter (d. 1970)
- 1908 – David Marshall, Singaporean lawyer and politician, 1st Chief Minister of Singapore (d. 1995)
- 1909 – Petras Cvirka, Lithuanian author (d. 1947)
- 1910 – Masayoshi Ōhira, Japanese politician, 68th Prime Minister of Japan (d. 1980)
- 1910 – László Lékai, Archbishop of Esztergom and Cardinal (d. 1986)
- 1911 – Gustavo Díaz Ordaz, Mexican academic and politician, 49th President of Mexico (d. 1979)
- 1911 – Manyi Kiss, Hungarian actress (d. 1971)
- 1911 – William Patrick Stuart-Houston, nephew of Adolf Hitler (d. 1987)
- 1912 – Ghazi of Iraq,
| 3,379 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
King of The Hashemite Kingdom of Iraq (d. 1939)
- 1912 – César Benavides, Chilean Army general (d. 2011)
- 1912 – Irving Layton, Romanian-Canadian poet and academic (d. 2006)
- 1913 – Yashwantrao Chavan, Indian politician, 5th Deputy Prime Minister of India (d. 1984)
- 1913 – Ace Gruenig, American basketball player (d. 1958)
- 1913 – Agathe von Trapp, Hungarian-American singer and author (d. 2010)
- 1914 – Julia Lennon, mother of John Lennon (d. 1958)
- 1914 – Frank Soo, English footballer and manager (d. 1991)
- 1915 – Saifuddin Azizi, first chairman of Xinjiang of the People's Republic of China (d. 2003)
- 1915 – Alberto Burri, Italian painter and sculptor (d. 1995)
- 1915 – Bruno
| 3,380 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
Knežević, Croatian footballer (d. 1982)
- 1915 – Jiří Mucha, Czech journalist (d. 1991)
- 1915 – László Fejes Tóth, Hungarian mathematician (d. 2005)
- 1917 – Leonard Chess, American record company executive, co-founder of Chess Records (d. 1969)
- 1917 – Millard Kaufman, American author and screenwriter (d. 2009)
- 1917 – Googie Withers, Indian-Australian actress (d. 2011)
- 1918 – Pádraig Faulkner, Irish Fianna Fáil politician (d. 2012)
- 1918 – Elaine de Kooning, American painter and academic (d. 1989)
- 1920 – Roland Fraïssé, French mathematical logician (d. 2008)
- 1921 – Gianni Agnelli, Italian businessman (d. 2001)
- 1921 – Gordon MacRae, American actor and singer (d. 1986)
-
| 3,381 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
1922 – Jack Kerouac, American author and poet (d. 1969)
- 1922 – Lane Kirkland, American sailor and union leader (d. 1999)
- 1923 – Hjalmar Andersen, Norwegian speed skater and cyclist (d. 2013)
- 1923 – Norbert Brainin, Austrian violinist (d. 2005)
- 1923 – Wally Schirra, American captain, pilot, and astronaut (d. 2007)
- 1923 – Mae Young, American wrestler (d. 2014)
- 1924 – Valerio Bacigalupo, Italian goalkeeper (d. 1949)
- 1925 – Louison Bobet, French cyclist (d. 1983)
- 1925 – Georges Delerue, French pianist and composer (d. 1992)
- 1925 – Leo Esaki, Japanese physicist and academic, Nobel Prize laureate
- 1925 – Harry Harrison, American author and illustrator (d. 2012)
- 1926
| 3,382 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
– George Ariyoshi, American lawyer and politician, 3rd Governor of Hawaii
- 1926 – Arthur A. Hartman, American career diplomat (d. 2015)
- 1926 – John Clellon Holmes, American author and professor (d. 1988)
- 1926 – David Nadien, American violinist (d. 2014)
- 1927 – Raúl Alfonsín, Argentinian lawyer and politician, 46th President of Argentina (d. 2009)
- 1927 – Emmett Leith, professor of electrical engineering and co-inventor of three-dimensional holography (d. 2005)
- 1927 – Gajo Petrović, Yugoslavian theorist (d. 1993)
- 1927 – Sudharmono, 5th Vice President of Indonesia (d. 2006)
- 1928 – Edward Albee, American director and playwright (d. 2016)
- 1928 – Werner Krolikowski, former
| 3,383 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
East German political official
- 1928 – Aldemaro Romero, Venezuelan pianist, composer, and conductor (d. 2007)
- 1930 – Antony Acland, British former diplomat and Provost of Eton College
- 1930 – Win Tin, Burmese journalist and politician, co-founded the National League for Democracy (d. 2014)
- 1931 – Józef Tischner, Polish priest and philosopher (d. 2000)
- 1932 – Bob Houbregs, Canadian basketball player (d. 2014)
- 1932 – Andrew Young, American pastor and politician, 14th United States Ambassador to the United Nations
- 1933 – Myrna Fahey, American actress (d. 1973)
- 1933 – Barbara Feldon, American actress
- 1933 – Niède Guidon, Brazilian archeologist
- 1934 – Francisco J. Ayala,
| 3,384 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
Spanish-American evolutionary biologist and philosopher
- 1935 – Valentyna Shevchenko, Ukrainian politician
- 1936 – Virginia Hamilton, American children's books author (d. 2002)
- 1936 – Michał Heller, Polish professor of philosophy
- 1936 – Eddie Sutton, American basketball player and coach
- 1937 – Zoltán Horvath, Hungarian sabre fencer
- 1937 – Zurab Sotkilava, Georgian operatic tenor (d. 2017)
- 1938 – Vladimir Msryan, Armenian actor, (d. 2010)
- 1938 – Johnny Rutherford, American race car driver and sportscaster
- 1938 – Juan Horacio Suárez, Argentine bishop
- 1939 – Jude Milhon, American hacker and author (d. 2003)
- 1940 – Al Jarreau, American singer (d. 2017)
- 1940 – Grigori
| 3,385 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
Gorin, Soviet/Russian playwright (d. 2000)
- 1941 – Josip Skoblar, former Croatian footballer
- 1943 – Stanislav Galić, Bosnian soldier and commander
- 1943 – Ratko Mladić, Serbian general
- 1944 – Erwin Mueller, former American basketball player (d. 2018)
- 1946 – Dean Cundey, American cinematographer and film director
- 1946 – Ludo Martens, Belgian Communist political activist (d. 2011)
- 1946 – Liza Minnelli, American actress, singer and dancer
- 1946 – Frank Welker, American voice actor and singer
- 1947 – Peter Harry Carstensen, German educator and politician
- 1947 – Jan-Erik Enestam, Finland-Swedish politician
- 1947 – David Rigert, Soviet Olympic weightlifter
- 1947 – Mitt
| 3,386 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
Romney, American businessman and politician, 70th Governor of Massachusetts
- 1948 – Virginia Bottomley, Scottish social worker and politician, Secretary of State for Culture, Media and Sport
- 1948 – Sandra Brown, American author
- 1948 – Kent Conrad, American politician
- 1948 – James Taylor, American singer-songwriter and guitarist
- 1949 – Yuri Balashov, Russian chess grandmaster
- 1949 – Rob Cohen, American director, producer, and screenwriter
- 1950 – Javier Clemente, Spanish footballer and manager
- 1952 – Boris Anatolyevich Gavrilov, Russian football player and manager
- 1952 – Julius Carry, American actor (d. 2008)
- 1952 – André Comte-Sponville, French philosopher
- 1952
| 3,387 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
– Yasuhiko Okudera, former Japanese footballer
- 1953 – Ron Jeremy, American pornographic actor
- 1953 – Pavel Pinigin, former Soviet wrestler and Olympic champion
- 1954 – Inese Galante, Latvian soprano
- 1954 – Anish Kapoor, Indian-English sculptor
- 1955 – Wang Yang, Chinese politician
- 1956 – Ove Aunli, former Norwegian cross-country skier
- 1956 – Stanisław Bobak, Polish ski jumper (d. 2010)
- 1956 – Jost Gippert, German linguist, Caucasiologist and author
- 1956 – Steve Harris, English bass player and songwriter
- 1956 – László Kiss, Hungarian football player and coach
- 1956 – Lesley Manville, English actress
- 1956 – Dale Murphy, American baseball player, coach, and sportscaster
-
| 3,388 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
1956 – Pim Verbeek, Dutch football manager
- 1957 – Patrick Battiston, French footballer and coach
- 1957 – Marlon Jackson, American singer-songwriter and dancer
- 1957 – Andrey Lopatov, Soviet basketball player
- 1958 – Phil Anderson, English-Australian cyclist
- 1959 – Milorad Dodik, Bosnian Serb politician and president of Republika Srpska
- 1959 – Kenji Fukaya, Japanese mathematician
- 1959 – Luenell, American comedian and actress
- 1959 – Hermann Parzinger, German historian
- 1959 – Michael Walter, German luger (d. 2016)
- 1960 – Jason Beghe, American actor
- 1960 – Minoru Niihara, Japanese singer-songwriter and bass player
- 1960 – Courtney B. Vance, American actor and painter
-
| 3,389 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
1961 – Titus Welliver, American actor
- 1962 – Julia Campbell, American actress
- 1962 – Andreas Köpke, former German footballer
- 1962 – Chris Sanders, American illustrator and voice actor
- 1962 – Darryl Strawberry, American baseball player and minister
- 1963 – John Andretti, American race car driver
- 1963 – Candy Costie, American swimmer
- 1963 – Joaquim Cruz, Brazilian runner and coach
- 1963 – Reiner Gies, German boxer
- 1963 – Ian Holloway, English footballer and manager
- 1963 – Farahnaz Pahlavi, eldest daughter of Mohammad Reza Pahlavi
- 1963 – Paul Way, English golfer
- 1964 – Dieter Eckstein, retired German footballer
- 1964 – Umirzak Shukeyev, Kazakh chairman of Samruk-Kazyna
-
| 3,390 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
1965 – Rolands Bulders, Latvian footballer
- 1965 – Steve Finley, American baseball player
- 1965 – Ivari Padar, former Minister of Finance and Minister of Agriculture of the Estonian Social Democratic Party
- 1965 – Liza Umarova, Chechen singer and actress
- 1966 – David Daniels, American countertenor
- 1966 – Suleyman Kerimov, Russian businessman, investor, philanthropist and politician
- 1966 – Grant Long, American basketball player and sportscaster
- 1967 – Jenny Erpenbeck, German writer and opera director
- 1967 – Julio Dely Valdés, Panamanian footballer and manager
- 1968 – Dylan Carlson, American singer-songwriter and guitarist
- 1968 – Tammy Duckworth, Thai-American colonel,
| 3,391 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
pilot, and politician
- 1968 – Aaron Eckhart, American actor and producer
- 1968 – Jason Lively, American actor
- 1969 – Graham Coxon, English singer-songwriter and guitarist
- 1969 – Aleksandr Shmarko, Russian footballer
- 1969 – Jake Tapper, American journalist and author
- 1970 – Karen Bradley, British politician
- 1970 – Dave Eggers, American author and screenwriter
- 1970 – Mathias Gronberg, Swedish golfer
- 1970 – Roy Khan, Norwegian singer-songwriter
- 1970 – Rex Walters, American basketball player and coach
- 1971 – Isaiah Rider, American basketball player and rapper
- 1971 – Ogün Sanlısoy, Turkish rock musician
- 1971 – Dragutin Topić, Serbian high jumper
- 1972 – Doron
| 3,392 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
Sheffer, Israeli basketball player
- 1974 – María Adánez, Spanish actress
- 1974 – Charles Akonnor, former Ghanaian footballer
- 1974 – Walid Badir, former Israeli footballer
- 1974 – Matt Barela, American wrestler and actor
- 1974 – Scarlet Ortiz, Venezuelan actress
- 1974 – Lisa Werlinder, Swedish actress and jazz musician/singer
- 1975 – Nicolae Grigore, former Romanian footballer
- 1975 – Edgaras Jankauskas, former Lithuanian footballer
- 1975 – Srđan Pecelj, Bosnian footballer
- 1976 – Deron Quint, American ice hockey defenseman
- 1976 – Zhao Wei, Chinese actress, film director, producer and pop singer
- 1977 – Michelle Burgher, track and field athlete
- 1977 – Ramiro Corrales,
| 3,393 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
American soccer player
- 1977 – Amdy Faye, former Senegalese footballer
- 1977 – Brent Johnson, American ice hockey player
- 1978 – Casey Mears, American race car driver
- 1978 – Marco Ferreira, Portuguese footballer
- 1978 – Claudio Sanchez, American singer-songwriter and guitarist
- 1978 – Arina Tanemura, Japanese author and illustrator
- 1979 – Rhys Coiro, American actor
- 1979 – Pete Doherty, English musician, songwriter, actor, poet, writer, and artist
- 1979 – Jamie Dwyer, Australian field hockey player and coach
- 1979 – Gerard López, former Spanish footballer
- 1979 – Mike Mago, Dutch DJ, music producer and record label owner
- 1979 – Ben Sandford, New Zealand skeleton racer
-
| 3,394 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
1979 – Tim Wieskötter, German sprint canoer
- 1979 – Edwin Villafuerte, Ecuadorian goalkeeper
- 1979 – Liu Xuan, Chinese gymnast
- 1980 – Césinha, Brazilian footballer
- 1980 – Becky Holliday, American pole vaulter
- 1980 – Jens Mouris, Dutch cyclist
- 1980 – Douglas Murray, Swedish ice hockey player
- 1981 – Kenta Kobayashi, Japanese wrestler and kick-boxer
- 1981 – Chiwa Saitō, Japanese voice actress
- 1981 – Katarina Srebotnik, Slovenian tennis player
- 1981 – Holly Williams, American singer-songwriter and guitarist
- 1982 – Lili Bordán, Hungarian-American actress
- 1982 – Samm Levine, American actor and comedian
- 1982 – Ilya Nikulin, Russian ice hockey player
- 1982 – Hisato
| 3,395 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
Satō, Japanese footballer
- 1982 – Yūto Satō, Japanese footballer
- 1982 – Tobias Schweinsteiger, German footballer
- 1983 – Atif Aslam, Pakistani singer and actor
- 1984 – Shreya Ghoshal, Indian singer
- 1984 – Jaimie Alexander, American actress
- 1985 – Macarena Aguilar, Spanish handballer
- 1985 – Marco Bonanomi, Italian racing driver
- 1985 – Aleksandr Bukharov, Russian footballer
- 1985 – Choi Cheol-han, South Korean Go player
- 1985 – Ed Clancy, English track and road cyclist
- 1985 – Andriy Tovt, Ukrainian footballer
- 1986 – Martynas Andriuškevičius, Lithuanian basketball player
- 1986 – Campbell Best, Cook Islands footballer
- 1986 – Oleh Dopilka, Ukrainian footballer
-
| 3,396 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
1986 – Danny Jones, English singer-songwriter, guitarist, and actor
- 1986 – Ben Offereins, Australian runner
- 1986 – František Rajtoral, Czech footballer (d. 2017)
- 1987 – Manuele Boaro, Italian cyclist
- 1987 – Jessica Hardy, American swimmer
- 1987 – Maxwell Holt, American volleyball player
- 1987 – Teimour Radjabov, Azerbaijani chess player
- 1987 – Chris Seitz, American soccer player
- 1987 – Vadim Shipachyov, Russian ice hockey player
- 1987 – Pablo Velázquez, Paraguayan footballer
- 1988 – Sebastian Brendel, German canoe racer
- 1988 – Kostas Mitroglou, Greek footballer
- 1988 – Cristian Chagas Tarouco, Brazilian footballer
- 1989 – Jordan Adéoti, French footballer
- 1989
| 3,397 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
– Vytautas Černiauskas, Lithuanian footballer
- 1989 – Tyler Clary, former American swimmer
- 1989 – Richard Eckersley, English footballer
- 1989 – Nathan Haas, Australian cyclist
- 1989 – Chen Jianghua, Chinese basketball player
- 1989 – Siim Luts, Estonian footballer
- 1990 – Lawrence Clarke, English hurdler
- 1990 – Alexander Kröckel, German skeleton racer
- 1990 – Irakli Kvekveskiri, Georgian footballer
- 1990 – Dawid Kubacki, Polish ski jumper
- 1990 – Matias Myttynen, Finnish ice hockey player
- 1990 – Ilija Nestorovski, Macedonian footballer
- 1990 – Milena Raičević, Montenegrin handballer
- 1990 – Mikko Sumusalo, Finnish footballer
- 1991 – Felix Kroos, German footballer
-
| 3,398 |
20197
|
March 12
|
https://en.wikipedia.org/w/index.php?title=March%2012
|
March 12
1991 – Niclas Heimann, German footballer
- 1991 – Hanna Pysmenska, Ukrainian diver
- 1991 – Leandro Fernandez, Argentine footballer
- 1992 – Daniele Baselli, Italian footballer
- 1992 – Jordan Ferri, French footballer
- 1992 – Ciara Mageean, Irish middle-distance runner
- 1992 – Jiří Skalák, Czech footballer
- 1993 – Shehu Abdullahi, Nigerian footballer
- 1993 – Amjad Attwan, Iraqi footballer
- 1993 – Alex Bellemare, Canadian skier
- 1993 – Anton Shramchenko, Belarusian footballer
- 1994 – Jerami Grant, American basketball player
- 1994 – Katie Archibald, Scottish track cyclist
- 1994 – Christina Grimmie, American singer-songwriter (d. 2016)
- 1996 – Sehrou Guirassy, French footballer
-
| 3,399 |
Subsets and Splits
No community queries yet
The top public SQL queries from the community will appear here once available.